Finally , the circuit board is designed and the hardware debug is performed 最后設(shè)計(jì)系統(tǒng)的硬件電路板,完成整個系統(tǒng)的軟硬件調(diào)試。
A hardware debugging tool that allows you to view the voltage on one or more electrical lines 一種硬件調(diào)試工具,它讓你能觀察到一個或更多電路上的電壓。
Finally , the circuit board is designed , the software and hardware debugging is performed 最后介紹了基于pci接口的位同步器的硬件電路設(shè)計(jì)實(shí)現(xiàn)和整個系統(tǒng)的軟硬件調(diào)試。
Hardware debug : read bios check point value , compare with bios error code message , will know defective position 讀取bios檢查點(diǎn)check point之值,此時將error code位置數(shù)字顯示器所顯示
Designing the circuit board with the eda software protel , downloading the control programme and completing the hardware debug 5 4 .用eda軟件protel設(shè)計(jì)電路板,下載控制程序,完成系統(tǒng)的硬件調(diào)試。
Finally , the hardware debugging has been done . in this thesis , the developing status of dtv is introduced firstly 目前時域同步的verilog模塊設(shè)計(jì)已經(jīng)完成,并且通過了fpga片上調(diào)試,達(dá)到預(yù)期效果。
3 . completing the circuit design based on the serial fiber transmission and the parallel fiber transmission and theirs hardware debug 3 :設(shè)計(jì)了通過光纖傳輸?shù)拇袀鬏敺绞胶筒⑿袀鬏敺绞降碾娐凡⑼瓿闪擞布{(diào)試。
Now the hardware debugging is finished and the whole controller works successfully . the second goal is the remote control design based on sopc 本文通過合理選擇微處理器、 i / o的復(fù)用設(shè)計(jì)和程序的優(yōu)化達(dá)到了設(shè)計(jì)指標(biāo),硬件調(diào)試工作已經(jīng)全部完成。
The designing process of the edac circuit is described in the paper . the time simulation is analysed , too . the designment of the circuit has access the hardware debug , and can woks normally 此外還將第一輪設(shè)計(jì)中的基本邏輯器件如與、或、非門以及諸如244 、 255 、譯碼器等小規(guī)模元器件都集成到fpga內(nèi)部來實(shí)現(xiàn)。
Beginning with indagation and choosing of parts , we have achieved its theory project , schematics , pcb drawings , hardware debugging and replantation of real time operating system ( rtos ) 本文從元器件調(diào)研、選型開始完成了386ex航天計(jì)算機(jī)的原理設(shè)計(jì),原理圖、 pcb繪制,硬件調(diào)試,并實(shí)現(xiàn)了vxworks實(shí)時多任務(wù)操作系統(tǒng)( rtos )的移植。